



Docket No.: M0025.0301/P301  
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:  
Peter J. Frith et al.

Application No.: 10/770,387

Confirmation No.:

Filed: February 4, 2004

Art Unit: N/A

For: DIGITAL-TO-ANALOGUE CONVERTER  
CIRCUITS

Examiner: Not Yet Assigned

CLAIM FOR PRIORITY AND SUBMISSION OF DOCUMENTS

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


Dear Sir:

Applicant hereby claims priority under 35 U.S.C. 119 based on the following prior foreign application filed in the following foreign country on the date indicated:

<u>Country</u>	<u>Application No.</u>	<u>Date</u>
United Kingdom	0328301.7	December 5, 2003

In support of this claim, a certified copy of the said original foreign application is filed herewith.

Dated: February 20, 2004

Respectfully submitted,  
By   
Stephen A. Soffen  
Registration No.: 31,063  
DICKSTEIN SHAPIRO MORIN &  
OSHINSKY LLP  
2101 L Street NW  
Washington, DC 20037-1526  
(202) 785-9700  
Attorney for Applicant





INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 30 January 2004



**Statement of inventorship and of  
right to grant of a patent**

The Patent Office

Cardiff Road  
Newport  
South Wales  
NP9 1RH

1. Your reference

2. Patent application number  
(if you know it)

3. Full name of the or of each applicant

4. Title of the invention  
CIRCUITS

5. State how the applicant(s) derived the right  
from the inventor(s) to be granted a patent

6. How many, if any, additional Patents Forms  
7/77 are attached to this form?  
(see note (c))

7.

8. Name and daytime telephone number of  
person to contact in the United Kingdom

GBP85314

0328301.7

05 DEC 2003

Wolfson Microelectronics Limited,

DIGITAL-TO-ANALOGUE CONVERTER

By virtue of employment

I/We believe that the person(s) named over the page  
(and on any extra copies of this form) is/are the inventor(s) of the  
invention which the above patent application relates to.

Signature

Date

MCC

5 December 2003

GB Patent Filing Section 0207 400 3000

**Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

**Patents Form 7/77**

Enter the full names, addresses and postcodes of the  
inventors in the boxes and underline the surnames

Frith, Peter John  
35 Oxbgangs Farm Grove  
Edinburgh EH13 9PP

8381287001

Pennock, John Laurence  
39 Baberton Crescent  
Juniper Green  
Midlothian EH14 5BW

3758869002

Patents ADP number (if you know it):

**Reminder**  
**Have you signed the form?**

Patents Form 1/77

Patents Act 1977  
(Rule 16)

The  
**Patent  
Office**

09DEC03 0837642-9 003312  
P01/7700 0.00-0328301.7

**Request for grant of a patent**

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

**The Patent Office**

Cardiff Road  
Newport  
Gwent NP9 1RH

1. Your reference GBP85344

2. Patent application number  
(The Patent Office will fill in this part)

3. Full name, address and postcode of the ~~or of~~  
each applicant (underline all surnames)

Wolfson Microelectronics Limited,  
20 Bernard Terrace  
Edinburgh EH8 9NX  
United Kingdom

Patents ADP number (if you know it)

If the applicant is a corporate body, give the  
country/state of its incorporation

Scotland

4. Title of the invention

DIGITAL-TO-ANALOGUE CONVERTER CIRCUITS

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom  
to which all correspondence should be sent  
(including the postcode)

Marks & Clerk  
57 - 60 Lincoln's Inn Fields  
London WC2A 3LS

Patents ADP number (if you know it)

18001 ✓

6. Priority: Complete this section if you are  
declaring priority from one or more earlier  
patent applications, filed in the last 12  
months

Country

Priority application No  
(if you know it)

Date of filing  
(day / month / year)

7. Divisionals, etc: Complete this section  
only if this application is a divisional,  
application or resulted from an  
entitlement dispute

Number of earlier application

Date of filing  
(day / month / year)


8. Is a Patents Form 7/77 (Statement of inventorship and of right to grant of a patent)  
required in support of this request?

Yes

(Answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

See note (d))



0328301.7

05 DEC 2003

8284 18002

## Patents Form 1/77

9. Accompanying documents: A patent application must include a description of the invention. Not counting duplicates, please enter the number of pages of each item accompanying this form:

Continuation sheets of this form 0

Description 27

Claim(s) 4

Abstract 1

Drawing(s) 10 + 10 SN

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 1

Request for preliminary examination and search (Patents Form 9/77) 1

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature(s)



Date: 5 December 2003

12. Name and daytime telephone number of person to contact in the United Kingdom

Patent Electronics Formalities  
020 7400 3000



### DIGITAL-TO-ANALOGUE CONVERTER CIRCUITS

This invention is generally concerned with digital-to-analogue converters and more particularly relates to techniques for reducing signal dependent loading of reference voltage sources used by these converters.

Digital-analogue conversion based on converting a delta-sigma digital representation of a signal into an analogue waveform is now a commonplace technique. In a simple delta-sigma digital-to-analogue converter a string of pulses is generated, with a pulse density dependent upon the digital value to be converted, and low-pass filtered. The technique is prevalent in many high-volume application areas, for example digital audio, where several channels of high quality relatively low frequency (audio frequency) signals are required. High quality in this context typically implies -100dB THD (Total Harmonic Distortion) and 100dB SNR (Signal to Noise Ratio). However, in such high-volume markets manufacturing cost is also very important.

In general, a digital-to-analogue converter requires positive and negative reference voltages to define the amplitude of the output signal. A digital-to-analogue converter draws some current from these reference voltage ports, and this current will generally be signal dependent.

These reference voltages are typically generated from a source of low but non-zero output impedance, for example by a power supply or buffer with a decoupling capacitor. The source will have a finite ESR (Equivalent Series Resistance), and there will be additional resistance between the source, the decoupling and the device due to the effects of resistive PCB tracking, package lead resistance, and bond wire resistance.

The result is that any signal-dependent current drawn by the DAC from the references causes a signal-dependent voltage ripple to appear on the reference voltages actually applied to the DAC. Since the DAC output signal is proportional to the reference

voltage, this multiplies the ideal digital-to-analogue converter output by this ripple. The consequent modulation of the output signal is apparent as signal distortion, for example, generating harmonic distortion components with a sine wave signal.

Furthermore in a stereo or multi-channel system it is often uneconomic to supply a digital-to-analogue converter for each channel with a separate voltage reference supply, or even separate decoupling, PCB traces, or integrated circuit pins. In these situations the reference ripple caused by one channel's DAC can appear on the reference voltage for other DACs, modulating the outputs of these other DACs as well as its own output.

The invention described herein is directed to digital-to-analogue converter circuits intended to reduce or eliminate signal dependent reference currents. A digital-to-analogue converter design for which the reference currents are substantially independent of output signal should be capable of lower distortion for a given source impedance. Alternatively, for a given acceptable level of performance, the digital-to-analogue converter should be more tolerant of source impedance, so allowing a design engineer to reduce costs by specifying fewer or cheaper, lower quality external components.

Many delta-sigma digital-to-analogue converters use switched-capacitor techniques. Figure 1a shows an example of a simple switched-capacitor DAC 100 suitable for use in a delta-sigma DAC system.

An operational amplifier 102 has a non-inverting input connected to a constant voltage  $V_{mid}$  118, typically ground. Operational amplifier 102 has an output 120 providing an output voltage  $V_{out}$  and a feedback capacitor  $C_f$  104 is connected between the output and an inverting input of the operational amplifier. A second capacitor  $C_2$  106 is switchably connected across feedback capacitor 104 by means of switches 108 and 110. Switch 108 allows one plate of capacitor 106 to be connected either to  $C_f$  104 or to a positive reference voltage  $V_P$  112 or a negative reference voltage  $V_N$  114. Switch 110 allows the other plate of capacitor 106 to be connected either to feedback capacitor 104 or to a second constant voltage,  $V_{mid2}$  116.

In operation switches 108 and 110 are controlled respective by two-phase, preferably non-overlapping clocks supplied by a clock generator (not shown in Figure 1). As shown in Figure 1b, each of these clock signals comprises a charge phase  $\Phi_1$  during which switch 110 is connected to  $V_{mid2}$  and switch 108 is connected to either  $V_P$  or  $V_N$ , and capacitor C2 106 is charged and a dump phase  $\Phi_2$  during which switch 110 is connected to  $C_f$  and switch 108 is connected to  $C_f$ , and the charge on capacitor C2 106 is shared with or dumped to the feedback capacitor  $C_f$  104. This clocking scheme can conveniently be represented by the table of Figure 1c, reproduced below as Table 1a.

	Connected to:	
Switch	During $\Phi_1$ (Charge)	During $\Phi_2$ (Dump)
110	$V_{mid2}$	$C_f$
108	$V_P/V_N$	$C_f$

Table 1a - Switch positions versus clock phase for the circuit of Figure 1a

Henceforth clocking schemes for subsequent circuits will likewise be represented by tables along the lines of table 1a, these representing corresponding, preferably non-overlapping switch control clock signals.

Figure 1d shows an example of a clock generator circuit 150 for the circuit of Figure 1a. The input data signal is DIN. An external clock CKIN generates non-overlapping clocks CK1 and CK2. CK1 is ON in clock phase  $\Phi_1$ , CK2 is ON in clock phase  $\Phi_2$ . CK2 can thus be used to drive the poles of switches 108 and 110 connecting to  $C_f$  during  $\Phi_2$ , and CK1 is suitable to drive the pole of switch 110 connecting to  $V_{mid2}$  during  $\Phi_1$ . To drive the remaining poles of switch 108 during  $\Phi_1$  to  $V_P$  when DIN is high and  $V_N$  when DIN is low, clocks CK1A and CK1B are generated by the AND gates 152a and 152b. The operation of these clocks is summarised in the expanded version of Table 1a, in Table 1b below, where the clocks in the right-hand column correspond to the connections shown in the centre two columns.

	Connected to:		By Clock:
Switch	During Phi1 (Charge)	During Phi2 (Dump)	
110	V <sub>mid2</sub>	C <sub>f</sub>	CK1 CK2
108	V <sub>P</sub> /V <sub>N</sub>	C <sub>f</sub>	CK1A CK1B CK2

Table 1b

Figure 1e shows a timing diagram the circuit of Figure 1d, in particular CKIN 160, DIN 162 (11001....), CK1 164, CK2 166, CK1A 168a, & CK1B 168b; note the underlap of clocks CK1, CK2, and CK1A, CK1B alternating according to DIN.

In more detail, during the charging phase Phi1 capacitor C2 is charged, with V<sub>mid2</sub> (generally the same voltage as V<sub>mid</sub>) applied to one terminal via switch 110 and V<sub>P</sub> or V<sub>N</sub> applied to the other terminal via switch 108. Typically values of V<sub>P</sub> 112 and V<sub>N</sub> 114 are +3V and -3V respectively, with respect to V<sub>mid</sub> 118. The choice of V<sub>P</sub> or V<sub>N</sub> for any particular cycle is defined by a digital delta-sigma signal applied to switch 108 during this charging phase Phi1. During the dump phase, Phi2, C2 is disconnected from V<sub>P</sub>, V<sub>N</sub> and V<sub>mid2</sub> and connected in parallel with the op amp feedback capacitor C<sub>f</sub> 104 via switches 110 and 108.

Typically C2 106 is much smaller than the op amp feedback capacitor C<sub>f</sub> 104. The left-hand side of C2 is switched between a voltage equal to V<sub>mid</sub> 118 (since the inverting terminal of op amp 102 is a virtual earth, that is it is at substantially the same voltage as the non-inverting terminal) and V<sub>mid2</sub>. Assume for simplicity that as usual V<sub>mid2</sub> = V<sub>mid</sub>. Then if V<sub>P</sub> rather than V<sub>N</sub> is applied to the other end of C2 during Phi1 for many consecutive clock cycles, the output V<sub>out</sub> 120 will converge to equal V<sub>P</sub> 112, to achieve a steady state in which both the left-hand side and the right-hand side of C2 106 are switched between equal voltages each cycle. Similarly if V<sub>N</sub> 114 is applied each cycle, V<sub>out</sub> will converge to V<sub>N</sub> 114. If V<sub>P</sub> and V<sub>N</sub> are each applied half the time, the output

120 will be the average of  $V_P$  and  $V_N$ . In general for a  $V_P:V_N$  duty cycle of  $m: (1-m)$ , the steady-state output will be given by:

$$V_{out} = m * V_P + (1-m)*V_N \quad \text{(Equation 1)}$$

For example, if  $m = 0.9$ ,  $V_{out} = 0.9V_P + 0.1V_N$ . In this context “duty cycle” should be understood as the fraction, proportion or ratio of the number of connections to  $V_P$  to the number of connections to  $V_N$ , for example measured in clock cycles.

In general  $m$  will vary with time, corresponding to the varying value of the input audio signal, but the clock frequency is generally much higher than a typical audio frequency, so it is a good approximation to discuss operation in terms of an  $m$  value constant over many cycles.

The duty cycle  $m$  is controlled by a digital delta-sigma signal to alternately connect C2 106 to  $V_P$  and  $V_N$  to provide the required output voltage 120. This output voltage 120 will vary from  $V_P$  to  $V_N$  according to the duty cycle applied. Thus, in effect, the DAC circuit may be considered as having a gain from the voltages (112 and 114) applied to the switched capacitor to the output 102 defined by  $(V_{out,max} - V_{out,min})/(V_P - V_N)$  of substantially unity.

The skilled person will recognise that the gain of circuit 100 may be adjusted, for example, by connecting a voltage divider to output 120 and taking the voltage for capacitor  $C_f$  104 from a tap point on this divider, for example to provide a gain of 2. However typically the circuit will have a relatively low gain, for example less than 10 and more typically less than 3. This also applies to the DAC circuits which are described later.

An earlier patent of one of the inventors, US6573850, recognised that the above-described prior art DAC circuit suffers from a problem associated with signal-dependent loading of reference voltage sources for voltages  $V_P$  112 and  $V_N$  114. The way in which this problem arises and the solution provided by US6573850 is discussed further below.

Other background prior art (also referenced in US6573850) can be found in US5,790,064 (a switched capacitor integrator which does not operate on the principle of charge sharing but instead dumps charge into an input of an operational amplifier which in turn drives an integration capacitor), US 5,703,589 and FR 2,666,708 (other switched capacitor integrators), all for analogue-to-digital converter circuits and not intended or suitable for use as high quality digital-to-analogue converters; US 4,896,156, US 4,994,805, EP 0 450 951 (and US 5,148,167), US 6,081,218, US 6,337,647, EP 1 130 784, and "A 120dB Multi-bit SC Audio DAC with Second Order Noise Shaping", J Rhode, Xue-Mei Gong et al., pages 344-5 in IEEE Solid State Circuit Conference Procs. (ISSCC) 2000.

The manner in which signal-dependent reference source loading arises in the DAC circuit of Figure 1 can be seen by considering the charge taken from  $V_P$  and  $V_N$  averaged over many cycles. For the above  $m : (1-m)$  duty cycle, and assuming for simplicity that  $C_2 \ll C_f$ , so that cycle-by-cycle ripple on  $V_{out}$  is small, for  $V_P$  this is given by:

$$\begin{aligned} & m * (V_P - V_{out}) * C_2 \\ &= m * (V_P - (m * V_P + (1-m) * V_N)) * C_2 \\ &= m * (1-m) * (V_P - V_N) * C_2 \end{aligned}$$

This has a parabolic dependence on  $m$ , with zeros at  $m=0$  and  $m=1$ , and a maximum of  $0.25 * (V_P - V_N) * C_2$  at  $m=0.5$ . Loading of  $V_N$  shows a similar dependence.

Figure 2 shows a digital-to-analogue converter 200 with a differential voltage output 120a, b, based upon the circuit of Figure 1. As can be seen from inspection of Figure 2, the differential DAC 200 comprises two similar but mirrored circuits 100a, 100b, each corresponding to DAC 100. The positive differential signal processing circuit portion 100a generates a positive output  $V_{out}^+$  120a and the negative differential signal processing portion 100b generates a negative voltage output  $V_{out}^-$  120b. Likewise the positive circuit portion 100a is coupled to first reference voltage supplies  $V_P^+$  112a and  $V_N^+$  114a and the negative circuit portion 100b is coupled to second reference voltage supplies  $V_P^-$  112b and  $V_N^-$  114b.

Preferably  $V_P^+$  112a and  $V_P^-$  112b are supplied from a common positive reference voltage source and  $V_N^+$  114a and  $V_N^-$  114b are supplied from a common negative reference voltage source. Thus preferably  $V_P^+$  and  $V_P^-$  are at the same voltage and  $V_N^+$  and  $V_N^-$  are at the same voltage. As can be seen  $C2^+$  106a is switched to references  $V_P^+$  112a and  $V_N^+$  114a and  $C2^-$  106b is switched to references  $V_P^-$  112b and  $V_N^-$  114b. Voltages  $V_{mid2}^+$  116a and  $V_{mid2}^-$  116b preferably have the same value, preferably the value of  $V_{mid}$  118, typically ground. Preferably feedback capacitors 104a, b and switched capacitors 106a, b have the same value and op amps 102a and 102b are matched. - Op amps 102a, b may comprise a single differential-input, differential-output op amp. These same comments also apply to the later described differential DAC circuits.

A clocking scheme for the DAC of Figure 2 is shown in Table 2 below:

	Connected to:	
Switch	During Phi1 (Charge)	During Phi2 (Dump)
110a	$V_{mid2}^+$	$Cf^+$
110b	$V_{mid2}^-$	$Cf^-$
108a	$VP^+/VN^+$	$Cf^+$
108b	$VN^-/VP^-$	$Cf^-$

Table 2 - Switch positions versus clock phase for the differential circuit of Figure 2

Continuing to refer to Figure 2, in operation, whenever  $V_P^+$  is chosen to charge  $C2^+$ , then  $V_N^-$  is selected to charge  $C2^-$ . Thus by symmetry, from equation (1) above, one can write

$$V_{out}^- = m * V_N^- + (1-m)*V_P^- \quad (\text{Equation 2})$$

When, for example,  $m = 0.9$ ,  $V_{out}^- = 0.9 V_N^- + 0.1 V_P^-$ ; when  $m=0.5$ ,  $V_{out}^+ = V_{out}^- = (V_P + V_N)/2$ . As  $m$  varies  $V_{out}^+$  and  $V_{out}^-$  will swing in equal amplitude but opposite polarities about this common-mode ( $m=0.5$ ) voltage.

The average charge taken from  $V_P^+$  will be as above:

$$\begin{aligned} & m * (V_P^+ - V_{out}^+) * C2^+ \\ &= m * (V_P^+ - (m * V_P^+ (1-m) * V_N)) * C2 \\ &= m * (1-m) * (V_P^+ - V_N^+) * C2^+ \end{aligned}$$

The average charge taken from  $V_P^-$  will be:

$$\begin{aligned} & (1-m) * (V_P^- - V_{out}^-) * C2^- \\ &= (1-m) * (V_P^- - m * V_N^- - (1-m) * V_P^-) * C2^- \\ &= (1-m) * m * (V_P^- - V_N^-) * C2^- \end{aligned}$$

Thus the average total charge taken from  $V_P$  (that is  $V_P^+$  and  $V_P^-$ ) is  $2 * m * (1-m) * (V_P - V_N) * C2$  (where  $V_P^+ = V_P^- = V_P$  and  $C2^+ = C2^- = C2$ ). This is just double the charge of the single-sided implementation, as might be surmised by the symmetries of the circuit. Again the function is parabolic, with a minimum of zero (for  $m=0$  or  $1$ ) and a maximum of  $0.5 * (V_P - V_N) * C2$ .

To take an example, consider a case where  $V_P = +3V$ ,  $V_N = -3V$ , and  $C2 = 10pF$ .

Assuming the circuit is clocked at 10MHz, this will give rise to a current varying from zero to  $0.5 * (+3V - (-3V)) * 10pF * 10MHz = 300\mu A$  drawn from  $V_P$  and  $V_N$  depending on the low-frequency level of the output signal  $V_{out}$ . If the equivalent source impedance of the sources of  $V_P$  and  $V_N$  are 1 ohm each, this will give a modulation of  $(V_P - V_N)$  of 0.6mVpk-pk., that is 0.1% of  $(V_P - V_N)$ . This will modulate the output signal by a similar amount (as with a multiplying DAC) and is a gross effect in a system aimed at typically -100dB (0.001%) THD.

Figure 3 shows a multibit differential switched capacitor DAC 300, a common extension to the circuit of Fig 2. In this extension multiple independently switched capacitors are used in place of the capacitor  $C2^+$  (and  $C2^-$ ). Although Figure 3 shows just two additional capacitors for each circuit 106aa,bb (for simplicity) and four corresponding additional switches 108aa,bb, 110aa,bb, in practice a plurality of additional capacitors and switches may be provided for each differential signal processing circuit portion. A clocking scheme for this circuit is given in Table 3 below.



Switch	Connected to:	
	During $\Phi_1$ (Charge)	During $\Phi_2$ (Dump)
110a	Vmid2+	Cf+
110b	Vmid2-	Cf-
108a	VP+/VN+	Cf+
108b	VN-/VP-	Cf-
110aa	Vmid2+	Cf+
110ba	Vmid2-	Cf-
108aa	VP+/VN+	Cf+
108ba	VN-/VP-	Cf-
.....		

Table 3 - Switch positions versus clock phase for the multi-bit differential circuit of Figure 3

In effect, the switched capacitors C2 of Figure 3 may be replaced by an array of capacitors. The capacitors in such arrays may or may not be binary weighted. In one arrangement the LSB capacitors are binary weighted, but the MSB capacitors are equally weighted, and used in a random manner to decrease the effects of mismatch. Suitable methods for deriving the necessary multi-bit delta-sigma digital control waveforms, to define the cycle-by-cycle connections to  $V_P$  or  $V_N$  of each capacitor in these arrays, are well known to those skilled in the art and described, for example, in "Delta-sigma data converters - theory design and simulation" edited by Steven R Norsworthy, Richard Schreier, Gabor C Temes, IEEE Press, New York 1997, ISBN 0-7803-1045-4, hereby incorporated by reference. Analysis of this circuit gives a similar variation in reference loading with signal.

There is therefore a need for charge-sharing, switched capacitor DAC circuits which exhibit reduced signal-dependent loading of reference sources.

The circuit of US6573850 achieves this by briefly connecting the switched capacitor to a substantially signal-independent reference voltage prior to connection of this capacitor to one of the reference voltages. Connecting the switched capacitor to a substantially signal-independent reference before connecting it to one of the references allows signal-dependent charges to flow onto or off the switched capacitor before the capacitor is recharged. In other words the charge on the switched capacitor may be brought to a substantially signal-independent or predetermined state of charge prior to its connection to one of the references, so that there is little or no signal-dependent loading of these references. However the circuits of US6573850 require an additional clock phase to be generated and distributed, and generally also require the generation of a suitable signal-independent reference voltage.

Two further issues arise with high performance switched-capacitor audio DACs, firstly problems of flicker noise (sometimes called  $1/f$  noise) in the MOS devices typically used to implement the op amps, and secondly problems with crosstalk between amplifiers due to combinations of common supply impedances, poor audio-frequency supply decoupling, and finite op amp power-supply rejection.

Flicker noise power is approximately inversely proportional to the area of the devices used, so to gain 6dB in reduced flicker noise requires input devices of four times the area. For SNR of 100dB or greater (120dB is becoming a target for high-performance systems), it rapidly becomes impractical to achieve a flicker noise corner frequency below say 1kHz, and even then with a significant impact on chip area and hence cost.

The load regulation bandwidth of active power supplies is often inadequate to prevent millivolts of ripple at higher audio frequencies, especially as these supplies may also be supplying high-power outputs to drive speakers or headphones. Often several channels of DAC (e.g. six) are implemented on the same silicon chip but without the expense of extra supply pins it is difficult to distribute the supplies to all amplifiers (including power output stages) without several ohms of common supply impedance. The resulting modulation of the local supply voltage of each channel in conjunction with the finite supply rejection of the op amps, itself diminishing with high audio frequency, can

be a significant source of crosstalk between channels relative to a typical target of 100dB.

Both the op amp flicker noise and op amp supply rejection (or rather lack of it) can be modelled as a modulation of the input offset voltage of the op amps in question. One known technique for mitigating these effects is the “chopper” technique. Figure 4 shows this applied to a simple DAC circuit 400. Table 4, below, shows a clocking scheme for the DAC of Figure 4.

	Connected to:			
Switch	During Phi1 (Charge)	During Phi2 (Dump)	During Phi3 (Charge)	During Phi4 (Dump)
110a	Vmid2+	Cf+	Vmid2+	Cf+
110b	Vmid2-	Cf-	Vmid2-	Cf-
108a	VP+/VN+	Cf+	VP+/VN+	Cf+
108b	VN-/VP-	Cf-	VN-/VP-	Cf-
401a	Cf+	Cf+	Cf-	Cf-
401b	Cf-	Cf-	Cf+	Cf+
402a	Cf+	Cf+	Cf-	Cf-
402b	Cf-	Cf-	Cf+	Cf+

Table 4 - Switch positions versus clock phase for the chopped differential DAC circuit of Figure 4

In the differential circuit of Figure 4 the difference in offsets between the two op amps is modelled as an effective offset  $V_{off}$  to the first op amp 102a. In one clock cycle, op amp 102a is connected to one feedback capacitor, and its effective offset  $V_{off}$  affects the output of the respective output,  $V_{out}^+$  by  $V_{off}$ . In the next clock cycle, op amp 102a is connected to the other symmetric half of the capacitor network, and has the same effect on the negative output  $V_{out}^-$ . The low-frequency offset of the op amp thus appears on the outputs as a common-mode average signal of  $V_{off}/2$ , together with a differential

output as a modulation of  $\pm V_{\text{off}}/2$  at  $f_s/2$  where  $f_s$  is the sample rate of the input signal (ie. the charge-dump cycle frequency), but there is no corresponding low-frequency differential signal. In embodiments the high frequency components are filtered out by a subsequent post-filter preferably employed in any case to attenuate the ultrasonic high-frequency delta-sigma quantisation noise components.

The differential DAC circuits of US6573850 are intended to provide a substantially constant load on a clock cycle-by-cycle basis, for example to give a constant charge load on  $V_P$  each clock cycle. We will now describe alternative schemes, based on a different but related principle, providing a substantially constant charge load only when averaged over multiple clock cycles. This is nonetheless useful, since the clock frequency is normally much greater than the signal frequency and thus any artefacts at half the clock frequency can be easily post-filtered. In any case some post-filtering is generally required because of spikes of current on  $V_P$  and  $V_N$  at the clock frequency.

According to a first aspect of the present invention there is therefore provided a differential switched capacitor digital-to-analogue (DAC) circuit comprising first and second differential signal circuit portions for providing respective positive and negative signal outputs with respect to a reference level, and having at least one first reference voltage input and at least one second reference voltage input for receiving respective positive and negative references with respect to said reference level; each of said first and second circuit portions comprising an amplifier with a feedback capacitor, a second capacitor, and a switch to switchably couple said second capacitor to a selected one of said reference voltage inputs to charge the second capacitor and to said feedback capacitor to share charge with the feedback capacitor, and wherein said switch of said first circuit portion is further configured to connect said second capacitor of said first circuit portion to share charge with said feedback capacitor of said second circuit portion, and wherein said switch of said second circuit portion is further configured to connect said second capacitor of said second circuit portion to share charge with said feedback capacitor of said first circuit portion.

The facility to connect the second capacitor of each (say the positive) circuit portion to share charge with the feedback capacitor of either circuit portion enables the second capacitor to in effect be alternately pre-charged to positive and negative (signal dependent) nodes so that, on average, signal dependent loading of a reference source supplying positive and negative (voltage) references to which the second capacitor is connected for charging is mitigated. More particularly, in embodiments each second capacitor is connected alternately to positive and negative signal-dependent nodes of the circuit (in effect to share charge with the feedback capacitors of the positive and negative circuit portions). Still more particularly each second capacitor is connected alternately to positive and negative feedback capacitor (signal) nodes firstly when being charged to the positive reference voltage, and secondly when being charged to the negative reference voltage. Charging each second capacitor to both the positive reference voltage (for two charge-dump cycles) and to the negative reference voltage (for two charge-dump cycles) enables the capacitor to be charged (positively, and negatively) in such a way that the charge can be dumped to positive and negative signal nodes (feedback capacitors), thus facilitating the above-mentioned positive/negative pre-charge. In embodiments this results in an eight phase charge-dump clocking scheme, comprising four successive charge-dump cycles, the second (switched) capacitors being connected to a positive signal node for a first pair of charge-dump cycles and to a negative signal node for a second pair of charge-dump cycles.

According to a related aspect of the present invention there is therefore further provided a differential switched capacitor circuit comprising positive and negative circuit portions to provide respective positive and negative differential signal outputs based upon positive and negative references, each of said positive and negative circuit portions comprising an operational amplifier with a feedback capacitor and at least one switched capacitor connectable to one of said positive and negative references to store charge and to one of a positive and negative signal node to substantially dump said stored charge to a said feedback capacitor, and wherein said switched capacitors of said positive and negative circuit portions are switched according to an eight phase clocking scheme comprising four successive charge-dump cycles and in which said switched capacitors are connected to a said positive signal node for a first pair of said charge-

dump cycles and to a said negative signal node for a second pair of said charge-dump cycles.

Preferred embodiments of the above described aspects of the invention also chop or exchange the amplifiers for the first and second (positive and negative) circuit portions in alternate charge-dump cycles, preferably alternating every second charge-dump cycle. In embodiments this provides additional benefits, of firstly desensitising the output signal to flicker noise of the amplifiers employed, allowing smaller devices to be used therein, with a consequent chip area saving; and secondly improving the rejection of audio frequency supply ripple, giving potentially less crosstalk between DACs, especially when sharing supplies on one chip, or allowing relaxation of the requirements for audio frequency supply decoupling for a given performance, with potential external component cost savings.

Preferred embodiments of the above described aspects of the invention further include a switch controller or clock generator to control switching of the second (switched) capacitors and, where implemented, of the amplifiers of the first and second circuit portions, in particular responsive to a digital input to the DAC.

In embodiments the above described DACs may be implemented as multi-bit DACs by using a plurality or array of capacitors in place of each of the above mentioned second (switched) capacitors, providing corresponding switching to allow each capacitor of the array to be connected to a selected one of the feedback capacitors of the first and second (or positive and negative) circuit portions.

In a further aspect the invention provides a method of operating a differential digital-to-analogue (DAC) circuit to reduce signal dependent loading of a reference source associated with the DAC circuit, the DAC circuit comprising positive and negative signal processing devices each with a feedback capacitor coupled to a respective positive and negative signal node and each having a second capacitor switchably coupleable to said reference source for charging and to a said signal node for dumping charge to a said feedback capacitor, the method comprising repeatedly: coupling said

second capacitors to said reference source for charging; and coupling said second capacitors to alternate ones of said positive and negative signal nodes for dumping stored charge to a said feedback capacitor; such that on average over a plurality of charge-dump cycles charge loading of said reference source by said DAC circuit is substantially constant.

Preferably each of the second capacitors is coupled to one of said positive and negative signal nodes for two cycles and then to the other of said positive and negative signal nodes for two cycles, for each of these two cycles the capacitor being charged from the same (positive or negative) reference voltage level (which preferably also alternates every two charge-dump cycles).

These and other aspects of the invention will now be further described, by way of example only, with reference to the accompanying figures in which:

Figures 1a to 1e show, respectively a switched capacitor digital-to-analogue converter (DAC) according to the prior art, a clocking scheme for the DAC of Figure 1, and a tabular representation of the clocking scheme, a clock generator circuit for the clocking scheme, and a timing diagram for the clock generator circuit;

Figure 2 shows a differential switched capacitor DAC according to the prior art;

Figure 3 shows a multi-bit differential switched capacitor DAC according to the prior art;

Figure 4 shows a differential switched capacitor DAC with chopper switching of the operational amplifiers;

Figures 5a to 5c show, respectively, a digital-to-analogue converter (DAC) with chopper connections to the switched capacitors to reduce signal-dependent reference source loading, an eight phase clock generator for the DAC of Figure 5a, and a timing diagram for the clock generator, according to an embodiment of the present invention;

Figure 6 shows a digital-to-analogue converter (DAC) circuit with means to reduce signal dependent reference loading by simplified chopping connections to the switched capacitors;

Fig 7 shows a digital-to-analogue converter (DAC) circuit with chopper connections to op amp and switched-capacitor; and

Fig 8 shows multi-bit extension to the circuit of Figure 7.

Referring to Figure 5a, this shows a differential DAC circuit 500 including chopper switches 501a,b, 502a,b to reduce the signal-dependent reference loading. The DAC circuit of Figure 5 is a development of that shown in Figure 2 (like elements are indicated by like reference numerals) and comprises a pair of DAC circuits 500a,b to provide a differential output 520a, b.

Capacitor 106a is still charged to  $V_P$  or  $V_N$  via switches 110a, 108a. However, rather than discharging directly via switches 110a, 108a onto capacitor 104a, it discharges onto either capacitor 104a or 104b, via additional connections 503, 505, and 504, 506, according to the polarity of additional series switches 501a, 502a. There is a similar arrangement for capacitor 106b. The switches 501a, 501b, 502a, 502b may be switched to alternate every cycle giving a 4-phase clocking scheme as shown in Table 5a (below) or every second cycle giving an 8-phase clocking scheme as shown in Table 5c. Other possible clocking schemes are discussed later. By alternately discharging to either capacitor 106a or 106b, i.e. to nodes whose signal voltages are equal and opposite, the aim is to cancel the signal-dependent terms in time-average charge taken from references  $V_P$  and  $V_N$ .

Table 5a, below, shows a 4-phase clocking scheme for the DAC 500 of Figure 5a.

	Connected to:			
Switch	During Phi1 (Charge)	During Phi2 (Dump)	During Phi3 (Charge)	During Phi4 (Dump)



110a	Vmid2+	501a	Vmid2+	501a
110b	Vmid2-	501b	Vmid2-	501b
108a	VP+/VN+	502a	VN+/VP+	502a
108b	VN-/VP-	502b	VP-/VN-	502b
501a	Cf+	Cf+	Cf-	Cf-
501b	Cf-	Cf-	Cf+	Cf+
502a	Cf+	Cf+	Cf-	Cf-
502b	Cf-	Cf-	Cf+	Cf+

Table 5a - Switch positions versus clock phase for a 4-phase clocking scheme for the DAC circuit of Figure 5

This clocking scheme is implemented by a clock generator 508, in response to a digital signal input 510, the clock generator also performing delta-sigma digital signal preprocessing in a conventional manner. In later described DAC circuits the clock generator will not be shown in the figures, for simplicity. The switches of this and the later described DAC circuits may comprise FET (or MOSFET) switches controlled by clock generator 508. Additional low pass filtering (not shown in the Figure) may be provided on outputs 520a,b, starting to roll off, for example just above the audio band (say 0.1dB at 20kHz) to maximise attenuation of ultrasonic delta-sigma quantisation noise, and so providing substantial (say >40dB) attenuation by  $f_s/4$ , (typically 3MHz).

We next analyse the clocking scheme of Table 5a (it is helpful to read this in conjunction with Table 5b below). As before assume  $C_f^+$  104a is to receive positive increments of charge from  $V_P$  for a fraction  $m$  of the clock cycles, and negative increments of charge from  $V_N$  for the remaining fraction  $(1-m)$ . Then  $C_f^-$  104b is to receive positive increments of charge from  $V_P$  for a fraction  $(1-m)$  of the clock cycles, and negative increments of charge from  $V_N$  for the remaining fraction  $m$ , giving  $V_{out}^+ = m*V_P^+ + (1-m)*V_N$ ,  $V_{out}^- = (1-m)*V_P^+ + m*V_N$ .

In those (charge) cycles where  $C2^+$  has just previously been disconnected from  $C_f^-$  (and hence  $V_{out}^-$ ), i.e. Phi1, it will be connected to  $C_f^+$  on the next (dump) phase Phi2, so for a

fraction ( $m$ ) of the cycles it will be charged to  $V_P$ , taking a charge of  $C2^+ * (V_P - V_{out}^-)$ , and for a fraction  $(1-m)$  of the cycles it will be charged to  $V_N$ , taking a charge of  $C2^+ * (V_N - V_{out}^-)$ . In those (charge) cycles where  $C2^+$  has just been disconnected from  $C_f^+$  (and hence  $V_{out}^+$ ), i.e.  $\Phi 3$ , it will be connected to  $C_f^-$  on the next (dump) phase  $\Phi 4$ , so for a fraction  $(1-m)$  of the cycles it will be charged to  $V_P$ , taking a charge of  $C2^+ * (V_P - V_{out}^-)$ , and for a fraction ( $m$ ) of the cycles it will be charged to  $V_N$ , taking a charge of  $C2^+ * (V_N - V_{out}^-)$ .

Thus the (average) charge taken from  $V_P$  by  $C2^+$  over each four clock phases will be:

$$C2^+ * (V_P - V_{out}^+) * (1-m) + C2^+ * (V_P - V_{out}^-) * m$$

Since  $C2^+$  and  $C2^-$  are indistinguishable in this circuit,  $C2^-$  will take an equal charge, so the total charge taken from  $V_P$  will be:

$$2 * C2 * (V_P - V_{out}^+ * (1-m) - V_{out}^- * m).$$

Noting that  $V_{out}^+ = m * V_P + (1-m) * V_N$ ,  $V_{out}^- = (1-m) * V_P + m * V_N$ , the total charge from  $V_P$  can be written as:

$$\begin{aligned} & 2 * C2 * (V_P - (1-m) * (m * V_P + (1-m) * V_N) - m * ((1-m) * V_P + m * V_N)) \\ &= 2 * C2 * (V_P(1-m+m^2-m+m^2) - V_N(1-2m+m^2+m^2)) \\ &= 2 * C2 * (V_P - V_N)(1-2m+2m^2) \end{aligned}$$

However this is still not signal independent as desired (having a maximum at  $m=0.5$ ), essentially because of the correlation of  $V_{out}^+$  and  $V_{out}^-$  with  $m$ .

Table 5b below summarises the charging and dumping of one of the switched capacitors ( $C2^+$ ) and the above analysis.

		Clock			
Charge	$\Phi 1$	$C2^+$ (for fraction $m$ )	to $V_P$	$[C2^+ \text{ was at } V_{out}^-]$	cycle 1
Dump	$\Phi 2$	$C2^+$	to $C_f^+$	$[C2^+ \text{ to } V_{out}^+]$	
Charge	$\Phi 3$	$C2^+$ (for fraction $m$ )	to $V_N$	$[C2^+ \text{ was at } V_{out}^+]$	cycle 2
Dump	$\Phi 4$	$C2^+$	to $C_f^-$	$[C2^+ \text{ to } V_{out}^-]$	

During	$\Phi 1$	$C2^+$ takes	$m C2^+ (V_P - V_{out}^-)$	from $V_P$
During	$\Phi 3$	$C2^+$ takes	$(1-m) C2^+ (V_P - V_{out}^+)$	from $V_P$
Total	for $C2^+$		$C2 (V_P - V_N) (1-2m + 2m^2)$	
(average)	for $C2^-$ (same as $C2^+$ )		$C2 (V_P - V_N) (1-2m + 2m^2)$	
charge over several cycles	Total		$2 (C2(V_P - V_N)(1-2m + 2m^2))$	

Table 5b

The situation can be improved by using an alternate, 8-phase clocking scheme for the DAC 500 of Figure 5a, as shown in Table 5c below, where the new switches are clocked at half the clock rate.

	Connected to:							
Switch	Phi1 (Charge)	Phi2 (Dump)	Phi3 (Charge)	Phi4 (Dump)	Phi5 (Charge)	Phi6 (Dump)	Phi7 (Charge)	Phi8 (Dump)
110a	Vmid2+	501a	Vmid2+	501a	Vmid2+	501a	Vmid2+	501a
110b	Vmid2-	501b	Vmid2-	501b	Vmid2-	501b	Vmid2-	501b
108a	VP+/VN+	502a	VP+/VN+	502a	VN+/VP+	502a	VN+/VP+	502a
108b	VN-/VP-	502b	VN-/VP-	502b	VP-/VN-	502b	VP-/VN-	502b
501a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
501b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+
502a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
502b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+

Table 5c - Switch positions versus clock phase for an 8-phase clocking scheme for the DAC circuit of Figure 5

To analyse this scheme again consider operation with a “duty cycle” of  $m$  (it is helpful to read this in conjunction with Table 5d below). We start with Phi1 where  $C2^+$  has just been disconnected from  $V_{out}^-$  and anticipates a connection with  $V_{out}^+$  in the second half

of the cycle, dump phase  $\Phi 2$ . The probability of being charged to  $V_P$  from  $V_{out}^-$  is  $m$ , giving an expected average charge taken from  $V_P$  of  $m.C2^+(V_P - V_{out}^-)$ . The next  $\Phi 3$ , there is still a probability  $m$  of being charged to  $V_P$ , giving an expected charge taken from  $V_P$  of  $m.C2^+(V_P - V_{out}^+)$ . Thus the (average) charge taken from  $V_P$  by  $C2^+$  over these two clock cycles is  $2m.C2^+(V_P - (V_{out}^+ + V_{out}^-)/2)$ . Similarly, the charge taken by  $C2^-$  over these two clock periods is  $2(1-m)C2^-(V_P - (V_{out}^- + V_{out}^+)/2)$ . So the total charge over these two clock periods (which is the same for the next two clock periods) taken by the combination of  $C2^+$  and  $C2^-$  is  $2.C2(V_P - (V_{out}^+ + V_{out}^-)/2)$ . Since the signals on  $V_{out}^+$  and  $V_{out}^-$  are in antiphase, this is independent of the signal (and can be simplified to  $C2(V_P - V_N)$  relying on  $(V_{out}^+ + V_{out}^-)/2 = (V_P + V_N)/2$ ).

Table 5d below summarises the 8-phase charging and dumping clocking scheme for one of the switched capacitors ( $C2^+$ ) and the results of the above analysis.

Clock					
Charge	$\Phi 1$	(for fraction $m$ )	to $V_P$	[ $C2^+$ was at $V_{out}^-$ ]	cycle 1
Dump	$\Phi 2$		to $C_f^+$	[ $C2$ to $V_{out}^+$ ]	( $V_P C_f^+$ )
Charge	$\Phi 3$	(for fraction $m$ )	to $V_P$	[ $C2$ was at $V_{out}^+$ ]	cycle 2
Dump	$\Phi 4$		to $C_f^+$	[ $C2$ to $V_{out}^+$ ]	( $V_P C_f^+$ )
Charge	$\Phi 5$	(for fraction $m$ )	to $V_N$	[ $C2$ was at $V_{out}^+$ ]	cycle 3
Dump	$\Phi 6$		to $C_f^-$	[ $C2$ to $V_{out}^-$ ]	( $V_N C_f^-$ )
Charge	$\Phi 7$	(for fraction $m$ )	to $V_N$	[ $C2^+$ was at $V_{out}^-$ ]	cycle 4
Dump	$\Phi 8$		to $C_f^-$	[ $C2$ to $V_{out}^-$ ]	( $V_N C_f^-$ )

Charge taken from  $V_P$  during charging phases:

	By $C2^+$	By $C2^-$
$\Phi 1$	$m C2^+ (V_P - V_{out}^-)$	
$\Phi 3$	$m C2^+ (V_P - V_{out}^+)$	
Sum:	$2m C2^+ (V_P - \frac{1}{2} (V_{out}^+ + V_{out}^-))$	$2 (1-m) C2^- (V_P - \frac{1}{2} (V_{out}^+ + V_{out}^-))$
Total:	$C2(V_P - V_N)$	

$$\Phi 5 \quad (1-m) C2^+ (V_P - V_{out}^+)$$

$\Phi 7$	$(1-m) C2^+ (V_P - V_{out}^-)$		
Sum:	$2 (1-m) C2^+ (V_P - \frac{1}{2} (V_{out}^+ + V_{out}^-))$	$2m C2^- (V_P - \frac{1}{2} (V_{out}^+ + V_{out}^-))$	
<b>Total:</b>	$C2(V_P - V_N)$		

Table 5d

Figure 5b shows an example of a clock generator circuit 550 for the DAC circuit 500 of Figure 5a. The operation of these clocks is summarised in the expanded version of Table 5d in Table 5e, where the clocks in the right-hand column correspond to the connections shown in the centre eight columns. As before, the input data signal is DIN. An external clock CKIN generates non-overlapping clocks CK1 and CK2. CK1 is ON in odd phases, CK2 is ON in even clock phases. CK2 can thus be used to drive the poles of switches 110a, 110b, 108a, 108b, connecting to 501a, 501b, 502a, 502b respectively during even phases, and CK1 is suitable to drive the poles of switches 110a, 110b connecting to Vmid2+, Vmid2- respectively during odd phases.

Clock CHCK is derived by dividing CKIN by 4 using the two D-types. From CHCK are generated non-overlapping clocks CHCK1 and CHCK2, respectively driving switches 501a, 501b, 502a, 502b to Cf+ or Cf- in alternate sets of four clock phases.

To drive the remaining poles of switch, clocks CK1A and CK1B are generated by the AND gates 552a and 552b, but instead of the gates being driven directly from DIN, DIN is inverted in phases Phi5 to Phi8, to allow for the effective periodic inversion of gain by the chopper action.

	Connected to:								By Clock:
Switch	Phi1 (Charge)	Phi2 (Dump)	Phi3 (Charge)	Phi4 (Dump)	Phi5 (Charge)	Phi6 (Dump)	Phi7 (Charge)	Phi8 (Dump)	
110a	Vmid2+	501a	Vmid2+	501a	Vmid2+	501a	Vmid2+	501a	CK1 CK2
110b	Vmid2-		Vmid2-		Vmid2-		Vmid2-		CK1

		501b		501b		501b		501b	CK2
108a	VP+ /VN+		VP+ /VN+		VP+ /VN+		VP+ /VN+		CK1A CK1B CK2
		502a		502a		502a		502a	
108b	VN- /VP-		VN- /VP-		VN- /VP-		VN- /VP-		CK1A CK1B CK2
		502b		502b		502b		502b	
501a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-	CHCK1 CHCK2
501b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+	CHCK1 CHCK2
502a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-	CHCK1 CHCK2
502b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+	CHCK1 CHCK2

Table 5e

Figure 5c shows a timing diagram for the circuit of figure 5b, in particular CKIN 560, DIN 562 (1110001110...), CK 1564, CK 2566, CK1A 568a, CK1B 568b, CHCK 570, CHCK1 572, CHCK2 574. Note that the senses of CK1A, CK1B are flipped according to CHCK. The desired underlaps depend on logic speed and loading for a particular technology and circuit design.

Figure 6 shows a functionally equivalent circuit 600, that operates in essentially the same way, but combines switches 110a and 501a into switch 601a, 108a and 502a into 602a, 110b and 501b into 601b, and 108b and 502b into switch 602b. This gives a circuit with fewer switches, albeit more complex ones. The circuit is designed for use with a modified clocking scheme as defined by Table 6 below.

	Connected to:							
Switch	Phi1 (Charge)	Phi2 (Dump)	Phi3 (Charge)	Phi4 (Dump)	Phi5 (Charge)	Phi6 (Dump)	Phi7 (Charge)	Phi8 (Dump)
601a	Vmid2+	Cf+	Vmid2+	Cf+	Vmid2+	Cf-	Vmid2+	Cf-
601b	Vmid2-	Cf-	Vmid2-	Cf-	Vmid2-	Cf+	Vmid2-	Cf+
602a	VP+/VN+	Cf+	VP+/VN+	Cf+	VN+/VP+	Cf-	VN+/VP+	Cf-

602b	VN-/VP-	Cf-	VN-/VP-	Cf-	VP-/VN-	Cf+	VP-/VN-	Cf+
------	---------	-----	---------	-----	---------	-----	---------	-----

Table 6 - Switch positions versus clock phase for an 8-phase clocking scheme for the simplified DAC circuit of Figure 6

In the circuits of Figures 5 and 6 it is the switched capacitor which can be regarded as being "chopped" i.e. with connections alternately swapped with the rest of the circuit.

Figure 7 shows a circuit 700 where both the op amp and the switched capacitor are chopped. As regards the loading of the references, switches 701a, 702a, 701b, and 702b serve the function of switches 601a, 602a, 601b and 602b of Figure 6 respectively. However chopping the op amp connections gives advantages (as previously discussed with reference to prior art Figure 4) in terms of rejection of low-frequency modulation of effective input offset voltages, i.e. of flicker noise or power supply coupling, and accomplishes this with no extra switches as compared with the arrangement of Figure 5.

Table 7, below, shows a clocking scheme for the DAC 700 of Figure 7.

	Connected to:							
Switch	Phi1 (Charge)	Phi2 (Dump)	Phi3 (Charge)	Phi4 (Dump)	Phi5 (Charge)	Phi6 (Dump)	Phi7 (Charge)	Phi8 (Dump)
110a	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a
110b	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b
108a	VP+/VN+	702a	VP+/VN+	702a	VN+/VP+	702a	VN+/VP+	702a
108b	VN-/VP-	702b	VN-/VP-	702b	VP-/VN-	702b	VP-/VN-	702b
701a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
701b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+
702a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
702b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+

Table 7 - Switch positions versus clock phase for an 8-phase clocking scheme for the chopped op amp circuit of Figure 7

Each of the circuits of Figs 5, 6, 7 can be readily extended to multi-bit DACs, as shown by way of example in Figure 8. Broadly speaking DAC 800 of Figure 8 represents a modification to the DAC 700 of Figure 7, in a similar manner to that in which DAC 300 of Figure 3 represents a modification to DAC 200 of Figure 2.

Table 8, below, shows a clocking scheme for the DAC 800 of Figure 8.

	Connected to							
Switch	Phi1 (Charge)	Phi2 (Dump)	Phi3 (Charge)	Phi4 (Dump)	Phi5 (Charge)	Phi6 (Dump)	Phi7 (Charge)	Phi8 (Dump)
110a	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a
110b	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b
108a	VP+/VN+	702a	VP+/VN+	702a	VN+/VP+	702a	VN+/VP+	702a
108b	VN-/VP-	702b	VN-/VP-	702b	VP-/VN-	702b	VP-/VN-	702b
110aa	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a	Vmid2+	701a
110ba	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b	Vmid2-	701b
108aa	VP+/VN+	702a	VP+/VN+	702a	VN+/VP+	702a	VN+/VP+	702a
108ba	VN-/VP-	702b	VN-/VP-	702b	VP-/VN-	702b	VP-/VN-	702b
.....								
801a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
801b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+
802a	Cf+	Cf+	Cf+	Cf+	Cf-	Cf-	Cf-	Cf-
802b	Cf-	Cf-	Cf-	Cf-	Cf+	Cf+	Cf+	Cf+

Table 8 - Switch positions versus clock phase for an 8-phase clocking scheme for the op amp choppered, multi-bit DAC circuit of Figure 8

Although Figure 8 shows just two additional capacitors 106aa,bb and two corresponding additional pairs of switches 108aa,bb, 110aa,bb for each circuit 800a,b (for simplicity), in practice a plurality of additional capacitors may be provided for each differential signal processing circuit portion. Thus, in effect, the switched capacitors C2 of Figure 6 may be replaced by an array of capacitors. The capacitors in such arrays may or may not be binary weighted. In one embodiment the LSB capacitors are binary



weighted, but the MSB capacitors are equally weighted, and used in a random manner to decrease the effects of mismatch. Clock generators for the clocking schemes of Tables 6, 7 and 8 above may be constructed along similar lines to the example clock generator circuit described with reference to Figure 5b.

As previously mentioned, there are often many capacitors in the banks for a multi-bit coder, for example configured as a binary-weighted array. In this case, the  $V_P/V_N$  switching control signals to the large capacitors in the array often change only slowly, following an approximation to the output signal, and only the "LSB" (least significant bit) capacitors show much high-frequency switching activity. In this case it is therefore reasonable to assume that the drive to the biggest capacitors in each bank will be constant over several clock cycles. In such a case the load on  $V_P$  due to the largest capacitors should average out to be signal independent and should show little or no frequency-shifted quantisation noise tones. The smaller capacitors will have more high-frequency activity, so these may exhibit such tones but, since they are smaller, the resulting baseband components will also be small. This small amount of high-frequency energy on the  $V_P$  and  $V_N$  reference inputs is relatively easy to decouple.

The above analysis only deals with the effect of averaged  $m$ , corresponding to the audio frequency components of the applied delta-sigma input. However, delta-sigma techniques do not remove quantisation noise, but only move it up to higher frequencies. The chopper techniques will frequency-shift any components of charging requirements near to  $f_s/4$  down to audio-frequency, giving rise to baseband noise, rather than distortion or cross-talk. An approximate analysis to show this is not a significant problem is as follows.

The total quantisation noise for a one-bit modulator small signal is that of a square wave with amplitude equal to the peak audio signal, i.e. +3dB above the largest sine wave possible (ignoring a small correction due to the practical maximum modulation index being sub-unity). For a well-designed high order modulator, the quantisation noise above the audio bandwidth will be almost flat. This means that the quantisation noise power within an audio bandwidth around say  $f_s/4$  will be of the order of that of a +3dB signal divided by the oversampling ratio, say 64 or 18dB. The chopper

techniques will frequency-shift such  $f_s/4$  components of charging requirements down to audio-frequency. Thus the consequent  $V_{ref}$  currents, instead of being those due to say a 0dB sine wave, will be similar to those which would be caused by trying to output a baseband noise signal whose power is only 15dB down from the 0dB sine wave, reducing the benefits of the technique. However, for multibit operation, the spectral density of the noise is already suppressed by typically  $2^N$  where  $N$  is the number of capacitors in the binary array, say 5, giving 30dB less quantisation energy at  $f_s/4$ . By comparison multibit operation does not make much difference to the signal-dependent load current in a conventional modulator. So overall (with this example) one could expect 45dB improvement in audio-band  $V_P$  load current variation relative to conventional multibit modulators. This supports the contention that this quantisation noise aliasing effect is not a significant limit on performance.

Strictly speaking the best load averaging will only occur for "random" spectra of the  $V_P$  delta-sigma control signals. For example, if the delta-sigma control signals were to have tones close to  $f_s/4$ , these would appear in the  $V_P$  load current, frequency shifted by  $f_s/4$  into the low-frequency baseband. For well-designed high-order delta-sigma modulators, such tones are not an issue, but were this to become an issue in future high-performance systems, to reduce the possibility of this effect the "chopping" may be randomised, for example by alternating the switching of each  $C_2$  to the positive or negative halves of the differential circuit according to a pseudo-random sequence generated by a pseudo-random sequence generator.

The skilled person will recognise that many variations of the above-described circuits are possible. For example the above-described differential DAC circuits are illustrated using a pair of operational amplifiers 102a,b but the skilled person will recognise that this pair of operational amplifiers may be replaced by a single differential-input, differential-output amplifier.

Although the DAC circuits have been described in the general context of delta-sigma digital control techniques, applications of the circuits are not limited to schemes in which the switching control waveforms are generated by such techniques. For example other digital filter-derived techniques or PWM (pulse width modulation) could be

employed or appropriate pulse trains could be retrieved from storage, for example for digital voice or other synthesis.

The skilled person will further recognise that the above-described DAC circuits may be incorporated into other systems. For example one or more of the above-described DAC circuits may be incorporated within a switched-capacitor delta-sigma analogue-to-digital converter, in one or more feedback elements. For example, the skilled person will understand that a delta-sigma analogue-to-digital converter may be constructed by adding, for example, an integrator and a digital filter to one of the above DAC circuits.

No doubt many other effective alternatives will occur to the skilled person and it would be understood that the invention is not limited to the described embodiments and encompasses modifications apparent to those skilled in the art lying within the spirit and scope of the claims appended hereto.

**CLAIMS:**

1. A differential switched capacitor digital-to-analogue (DAC) circuit comprising first and second differential signal circuit portions for providing respective positive and negative signal outputs with respect to a reference level, and having at least one first reference voltage input and at least one second reference voltage input for receiving respective positive and negative references with respect to said reference level; each of said first and second circuit portions comprising an amplifier with a feedback capacitor, a second capacitor, and a switch to switchably couple said second capacitor to a selected one of said reference voltage inputs to charge the second capacitor and to said feedback capacitor to share charge with the feedback capacitor, and wherein said switch of said first circuit portion is further configured to connect said second capacitor of said first circuit portion to share charge with said feedback capacitor of said second circuit portion, and wherein said switch of said second circuit portion is further configured to connect said second capacitor of said second circuit portion to share charge with said feedback capacitor of said first circuit portion.
2. A differential switched capacitor digital-to-analogue (DAC) circuit as claimed in claim 1 further comprising a switch controller to control said switches of said first and second circuit portions, said switch controller being configured to control each of said switches to perform repeated charge-dump cycles in which each said second capacitor is charged and then shares its charge with a said feedback capacitor, said switch controller being further configured to control said switch of said first circuit portion to alternate, every second of said charge-dump cycles, between connection of said second capacitor of said first circuit portion to share charge with said feedback capacitor of said first circuit portion and connection to share charge with said feedback capacitor of said second circuit portion, and to control said switch of said second circuit portion to alternate, every second of said charge-dump cycles, between connection of said second capacitor of said second circuit portion to share charge with said feedback capacitor of said second circuit portion and connection to share charge with said feedback capacitor of said first circuit portion.

3. A differential switched capacitor digital-to-analogue (DAC) as claimed in claim 2 wherein said switch controller is configured to control said switches to alternate charging of said second capacitor between said first and second reference voltage inputs.
4. A differential switched capacitor digital-to-analogue (DAC) as claimed in claim 3 wherein said switch controller is configured to alternate said second capacitor charging every second of said charge-dump cycles, in synchrony with said charge-sharing alternation.
5. A differential switched capacitor digital-to-analogue (DAC) circuit as claimed in claim 1 further comprising a switch controller to control said switches of said first and second circuit portions, said switch controller being configured to control each of said switches to perform repeated charge-dump cycles in which each said second capacitor is charged and then shares its charge with a said feedback capacitor, said switch controller being further configured to control said switch of said first circuit portion to alternate, according to a pseudo-random sequence, between connection of said second capacitor of said first circuit portion to share charge with said feedback capacitor of said first circuit portion and connection to share charge with said feedback capacitor of said second circuit portion, and to control said switch of said second circuit portion to alternate, according to a pseudo-random sequence, between connection of said second capacitor of said second circuit portion to share charge with said feedback capacitor of said second circuit portion and connection to share charge with said feedback capacitor of said first circuit portion.
6. A differential switched capacitor digital-to-analogue (DAC) as claimed in any one of claims 2 to 5 wherein said switch controller has a digital signal input, and wherein said switch controller is configured to control said switches to charge said second capacitors responsive to a signal on said digital signal input.
7. A differential switched capacitor digital-to-analogue (DAC) as claimed in any preceding claim further comprising, for each of said first and second circuit portions, a plurality of said second capacitors, each switchably connectable to a selected one of said

reference voltage inputs, to said feedback capacitor of said first circuit portion, and to said feedback capacitor of said second circuit portion.

8. A differential switched capacitor digital-to-analogue (DAC) as claimed in any preceding claim further comprising an amplifier switch for each of said first and second circuit portions configured to effectively exchange the amplifiers of said first and second circuit portions.
9. A differential switched capacitor circuit comprising positive and negative circuit portions to provide respective positive and negative differential signal outputs based upon positive and negative references, each of said positive and negative circuit portions comprising an operational amplifier with a feedback capacitor and at least one switched capacitor connectable to one of said positive and negative references to store charge and to one of a positive and negative signal node to substantially dump said stored charge to a said feedback capacitor, and wherein said switched capacitors of said positive and negative circuit portions are switched according to an eight phase clocking scheme comprising four successive charge-dump cycles in which said switched capacitors are connected to a said positive signal node for a first pair of said charge-dump cycles and to a said negative signal node for a second pair of said charge-dump cycles.
10. A method of operating a differential digital-to-analogue (DAC) circuit to reduce signal dependent loading of a reference source associated with the DAC circuit, the DAC circuit comprising positive and negative signal processing devices each with a feedback capacitor coupled to a respective positive and negative signal node and a each having a second capacitor switchably couplable to said reference source for charging and to a said signal node for dumping charge to a said feedback capacitor, the method comprising repeatedly:
  - coupling said second capacitors to said reference source for charging; and
  - coupling said second capacitors to alternate ones of said positive and negative signal nodes for dumping stored charge to a said feedback capacitor;
  - such that on average over a plurality of charge-dump cycles charge loading of said reference source by said DAC circuit is substantially constant.

11. A method of operating a differential DAC circuit as claimed in claim 10 wherein each of said second capacitors is coupled to an alternate one of said positive and negative signal nodes every second charge-dump cycle.

**ABSTRACT:**DIGITAL-TO-ANALOGUE CONVERTER CIRCUITS

This invention is generally concerned with digital-to-analogue converters and more particularly relates to techniques for reducing signal dependent loading of reference voltage sources used by these converters.

A differential switched capacitor digital-to-analogue (DAC) circuit (500) comprises first and second differential signal circuit portions (500a,b) for providing respective positive and negative signal outputs with respect to a reference level, and has first and second reference voltage inputs (112,114) for receiving respective positive and negative references. Each of said first and second circuit portions comprises an amplifier (102a,b) with a feedback capacitor (104a,b), a second capacitor (106a,b), and a switch (108a,b, 110a,b) to switchably couple said second capacitor to a selected one of said reference voltage inputs to charge the second capacitor and to said feedback capacitor to share charge with the feedback capacitor. The switch of said first circuit portion is further configured to connect said second capacitor (106a) of said first circuit portion to share charge with said feedback capacitor (104b) of said second circuit portion; and the switch of said second circuit portion is further configured to connect said second capacitor (106b) of said second circuit portion to share charge with said feedback capacitor (104a) of said first circuit portion. This enables the second capacitors to in effect be alternately pre-charged to positive and negative signal-dependent nodes so that, on average, signal dependent loading of the references is approximately constant.

Figure 5a






Figure 1a  
(Prior Art)





Figure 1b

	Connected to:	
Switch	During Phi1 (Charge)	During Phi2 (Dump)
110	Vmid2	Cf
108	VP/VN	Cf

Figure 1c





150 ↗

Figure 1d




Figure 1e






Figure 2  
(Prior Art)






Figure 3  
(Prior Art)








Figure 4

400







Figure 5a





150

Figure 5b




Figure 5c






Figure 6








Figure 7






Figure 8

